Delay Fault Testing of Embedded Cores using an Enhanced P1500 Compliant Wrapper
نویسنده
چکیده
Continual advances in the manufacturing processes of integrated circuits provide designers the ability to create more complex and denser architectures and increased functionality on a single chip. The increased usage of embedded cores necessitates a core-based test strategy in which cores are also tested separately. The IEEE P1500 proposed standard for Embedded Core Test (SECT) is a standard under development which aim is to improve the testing of core-based system chips. This paper deals with the enhancement of the Test Wrapper and Wrapper Cells to provide a structure to be able to test embedded cores for delay faults. This approach allows delay fault testing of cores by using the digital oscillation test method and the help of the enhanced elements while staying compliant to the P1500 standard.
منابع مشابه
Enhanced P1500 Compliant Wrapper suitable for Delay Fault Testing of Embedded Cores
Continual advances in the manufacturing processes of integrated circuits provide designers the ability to create more complex and denser architectures and increased functionality on a single chip. The increased usage of embedded cores necessitates a core-based test strategy in which cores are also tested separately. The IEEE P1500 proposed standard for Embedded Core Test (SECT) is a standard un...
متن کاملExploiting Programmable BIST For The Diagnosis of Embedded Memory Cores
This paper addresses the issue of testing and diagnosing a memory core embedded in a complex SOC. The proposed solution is based on a P1500-compliant wrapper that follows a programmable BIST approach and is able to support both testing and diagnosis. Experimental results are provided allowing to evaluate the benefits and limitations of the adopted solution and to compare it with previously prop...
متن کاملA BIST-Based Solution for the Diagnosis of Embedded Memories Adopting Image Processing Techniques
This paper proposes a new solution for the diagnosis of faults into embedded RAMs, currently under evaluation within STMicroelectronics. The proposed scheme uses dedicated circuitry embedded in a BIST wrapper, and an ATE test program to schedule the data extraction flow and to analyze the gathered information. Testing is performed exploiting a standard IEEE 1149.1 TAP, which allows the access t...
متن کاملOn IEEE P1500's Standard for Embedded Core Test
The increased usage of embedded pre-designed reusable cores necessitates a core-based test strategy, in which cores are tested as separate entities. IEEE P1500 Standard for Embedded Core Test (SECT) is a standard-underdevelopment that aims at improving ease of reuse and facilitating interoperability with respect to the test of core-based system chips, especially if they contain cores from diffe...
متن کاملAnalogue Core-Based Test-Pattern Generation*
– Core-based testing, which is described by the proposed IEEE standard P1500, is an effective test method for Systems-on-Chip (SOC) containing embedded cores. This test method is usable for all classes of digital cores and provides solutions that allow automatic identification and configuration of testability features in SOC containing embedded cores. In this moment, IEEE P1500 is restricted to...
متن کامل